

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Naoyuki TAGUCHI

Title: LIQUID CRYSTAL DISPLAY WITH THIN FILM TRANSISTOR ARRAY FREE FROM SHORT-CIRCUIT AND PROCESS FOR FABRICATION THEREOF

Appl. No.: UNASSIGNED

Filing Date: June 1, 2000

Examiner: Unknown

Art Unit: Unknown

UTILITY PATENT APPLICATION
TRANSMITTAL

Assistant Commissioner for Patents
Box PATENT APPLICATION
Washington, D.C. 20231

Sir:

Transmitted herewith for filing under 37 C.F.R. § 1.53(b) is the nonprovisional utility patent application of:

Naoyuki TAGUCHI

Enclosed are:

- [X] Specification, Claim(s), and Abstract (25 pages).
- [X] Formal drawings (23 sheets, Figures 1-23).
- [X] Declaration and Power of Attorney (2 pages).
- [X] Assignment of the invention to NEC CORPORATION.
- [X] Assignment Recordation Cover Sheet.
- [X] Claim for Convention Priority with 1 Priority Document.
- [X] Information Disclosure Statement/PTO-1449/4 References.

The filing fee is calculated below:

| | Claims as Filed | Included in Basic Fee | Extra Claims | Rate | Fee Totals |
|---|--------------------|--------------------------|-----------------|--|---------------|
| Basic Fee | | | | \$690.00 | \$690.00 |
| Total Claims: | 11 | - 20 | = 0 | x \$18.00 | = \$0.00 |
| Independents: | 2 | - 3 | = 0 | x \$78.00 | = \$0.00 |
| If any Multiple Dependent Claim(s) present: | | | | + \$260.00 | = \$0.00 |
| Assignment Recordation Fee per property | | | | + \$40.00 | = \$40.00 |
| | | | | SUBTOTAL: | = \$730.00 |
| [] | | | | Small Entity Fees Apply (subtract ½ of above): | = \$0.00 |
| | | | | TOTAL FILING FEE: | = \$730.00 |

- [X] A check in the amount of \$730.00 to cover the filing fee is enclosed.
- [] The required filing fees are not enclosed but will be submitted in response to the Notice to File Missing Parts of Application.
- [X] The Assistant Commissioner is hereby authorized to charge any additional fees which may be required regarding this application under 37 C.F.R. §§ 1.16-1.17, or credit any overpayment, to Deposit Account No. 19-0741. Should no proper payment be enclosed herewith, as by a check being in the wrong amount, unsigned, post-dated, otherwise improper or informal or even entirely missing, the Assistant Commissioner is authorized to charge the unpaid amount to Deposit Account No. 19-0741.

Please direct all correspondence to the undersigned attorney or agent at the address indicated below.

Respectfully submitted,

Date June 1, 2000

By Ronald Costello 36,489

FOLEY & LARDNER
Washington Harbour
3000 K Street, N.W., Suite 500
Washington, D.C. 20007-5109
Telephone: (202) 672-5407
Facsimile: (202) 672-5399

For David A. Blumenthal
Attorney for Applicant
Registration No. 26,257

TITLE OF THE INVENTION

LIQUID CRYSTAL DISPLAY WITH THIN FILM TRANSISTOR ARRAY
FREE FROM SHORT- CIRCUIT AND PROCESS FOR FABRICATION
THEREOF

FIELD OF THE INVENTION

This invention relates to a liquid crystal display and, more particularly, to a thin film transistor array incorporated therein and a process of fabrication.

DESCRIPTION OF THE RELATED ART

A typical example of the thin film transistor array is incorporated in a liquid crystal display. The thin film transistors of the array are associated with pixel electrodes, and selectively turns on and off so as to electrically connect the data lines to the associated pixels. The thin film transistor and the associated pixel electrode form in combination a pixel.

In this application, the drain pattern and the pixel electrodes are formed on a gate insulating layer shared between the thin film transistors of the pixels. The pixels are arranged in rows, and the pixel electrodes in each row are arranged at predetermined pitches. The pixel electrodes in a row are offset from the pixel electrodes in the next row by a half of the pitch. The pixels are laid on what people call "delta pattern". The array of thin film transistors laid on the delta pattern has a drain pattern, a gate pattern and a storage pattern. These patterns are in proximity to one another, and are liable to be short circuited and/ or capacitively coupled to each other. Especially, when the array of thin film transistors includes the pattern formed of amorphous silicon,

and a heavily- doped n-type amorphous silicon layer 5 are formed on the gate insulating layer 3, and a contact slit 6 is formed in such a manner as to reach the glass substrate 1. A source pattern 7 and a drain pattern 8 are defined, and the source pattern 7 is partially overlapped with a transparent pixel electrode 9. The source pattern 7, the drain pattern 8, the transparent pixel electrode 9 and the exposed surface of the intrinsic amorphous silicon layer 4 are covered with a protective dielectric layer 10.

There remains neither residual amorphous silicon nor residual alloy in the pattern shown in figure 4. However, a piece of residual amorphous silicon 14 and a piece of residual alloy 15 may be left on the pattern in the fabrication process as shown in figure 5. The piece of residual amorphous silicon 14 and the piece of alloy 15 are causative of short- circuits. The Japanese Patent Publication of Unexamined Application teaches that the gate insulating layer 3 between the area assigned to the drain pattern 8 and the area assigned to the transparent pixel electrodes 9 is selectively etched away so as to form the contact slit 6.

Figure 6 shows the layout of another example of the first liquid crystal display. Figure 7 shows the cross section taken along line I- I', figure 8 shows another cross section taken along line J- J', and figure 9 shows the delta pattern of thin film transistor array enclosed in broken line K. The layers and patterns of the other example are labeled with the same references designating corresponding layers and patterns incorporated in the example of the first prior art liquid crystal display.

and a piece of residual transparent alloy may be left on the delta pattern as shown in figure 15.

The fabrication process for the second prior art liquid crystal display includes the step of forming the slit 16. Even if the piece of residual amorphous silicon 14 and the piece of residual alloy 15 are left on the area between the drain pattern 8 and the transparent pixel electrode 9 and/ or the area between the adjacent transparent pixel electrodes 9, the piece of residual amorphous silicon 14 and the piece of residual alloy are etched away in the patterning step. Thus, the second prior art liquid crystal display is prevented from the short- circuit due to the piece of residual amorphous silicon 14 and/ or the piece of residual alloy 15.

Following problems are encountered in the above- described prior art liquid crystal displays. The contact slit 6 is a particular feature of the delta pattern of the example of the first prior art liquid crystal display, and is formed around the pixel electrodes 9. The contact slit 6 extends between the drain pattern 8 and the pixel electrode 9, and is effective against the short- circuit therebetween due to the piece of amorphous silicon as shown in figure 5. However, the contact slit 6 can not prevent the drain pattern 8 and the source pattern 7 from the short- circuit. This is because of the fact that the source pattern 7 extends in parallel to the drain pattern 8 without any contact slit 6 therebetween. As to the thin film transistors arranged in the delta pattern shown in figure 10, the storage pattern 12 is in parallel to the gate layer 2, and

is liable to be short circuited with the gate layer 2 due to the piece of residual metal 15.

The second prior art liquid crystal display is featured by the slit 16 formed in the protective dielectric layer 10. The slit 16 is also formed around the pixel electrode 9, and, accordingly, is effective against the short- circuit between the drain pattern 8 and the pixel electrode 9 as shown in figure 15. However, the slit 16 can not prevent the drain pattern 8 and the source pattern 7 from the short- circuit. Moreover, the slit 16 is terminated at the upper surface of the gate insulating layer 3, and can not prevent the gate layer 2 and the storage pattern 12 from the short- circuit as similar to the other example of the first prior art liquid crystal display.

SUMMARY OF THE INVENTION

It is therefore an important object of the present invention to provide a liquid crystal display which is free from the problems due to the pieces of residual conductive material.

To accomplish the object, the present invention proposes to form contact slits between a gate pattern and a drain pattern and between a gate pattern and a storage pattern.

In accordance with one aspect of the present invention, there is provided a liquid crystal display comprising a substrate, and an array of pixels arranged in a delta pattern on the substrate and including a thin film transistor array having a gate pattern having plural gate layers formed on a major surface of the substrate, a gate insulating layer covering the gate pattern and a remaining area of the major surface, amorphous silicon layers formed on the gate insulating layers over the gate layers for providing conductive channels, a source pattern having plural source layers formed on the gate insulating layer and held in contact with the associated amorphous silicon layers, respectively, and a drain pattern having plural drain layers formed on the gate insulating layer, held in contact with the associated amorphous silicon layers, respectively, and spaced from the associated source layers and from the source layers of adjacent thin film transistors of the thin film transistor array by first regions of the gate insulating layer, respectively, plural transparent pixel electrodes formed on the gate insulating layer and connected to the source layers, respectively and storage electrode layers formed on the major surface and spaced from the gate layers by second regions of the gate insulating layer, and contact slits are formed in the gate insulating layer and selectively extending through the first regions and the second regions so as to expose parts of said major surface under the second regions thereto.

In accordance with another aspect of the present invention, there is provided a process for fabricating a liquid crystal display comprising the steps of preparing a substrate having a major surface, patterning a first con-

ductive material layer into plural gate layers and plural storage electrode layers on the major surface, covering the plural gate layers and the plural storage electrode layers with a gate insulating layer, patterning an amorphous silicon layer into plural amorphous silicon layers on the gate insulating layer, selectively etching the gate insulating layer together with a piece of residual amorphous silicon connected between two of the plural amorphous silicon layers, if any, for forming contact slits in the gate insulating layer, a piece of conductive material between one of the plural gate layers and an adjacent storage electrode layer being exposed to one of the contact slits, if any, patterning a second conductive material layer into plural drain layers and plural source layers, the piece of conductive material being split during the patterning of the second conductive material layer, patterning a transparent material layer into pixel electrodes respectively held in contact with the plural source layers, and completing the liquid crystal display.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the liquid crystal display and the process will be more clearly understood from the following description taken in conjunction with the accompanying drawings in which:

Fig. 1 is a view showing the layout of one example of the first prior art liquid crystal display;

Fig. 2 is a cross sectional view taken along line F- F' of figure 1 and showing the structure of the first prior art liquid crystal display;

ing the bent contact slits 13 in the gate insulating layer 3. After the formation of the bent contact slits 13, the drain layers 8 are patterned. Even if a piece of residual metal was left between the gate layer 2 and the storage electrode layer 12, a part of the piece of residual metal is exposed to the bent contact slit 13, and is etched away in the etching step for the drain layers 8. Thus, the piece of residual amorphous silicon is split into pieces of residual amorphous silicon in the patterning step for the bent contact slit 13, and the piece of residual metal is split into pieces of residual metal in the patterning step for the drain layers 8. This results in that the bent contact slits 13 are effective against short-circuit between the gate layer 2 and the drain layer 8 and short-circuit between the gate layer 2 and the storage electrode layer 12. The bent contact slit 13 is the combination of the slit in the previous stage and the slit in the next stage, and, accordingly, pieces of residual amorphous silicon on most area are split in the etching step. Pieces of residual metal are always exposed to the bent contact slits 13, and are split in the patterning step for the drain layers 8.

The thin film transistor array is fabricated on the glass substrate 1 as follows with reference to figures 17, 18 and 19. First, chromium is deposited over the major surface of the glass substrate 1 by using a sputtering, and the chromium layer is patterned into the gate layers 2 and the storage electrode layers 2 in proximity therewith through a photo-lithography followed by an etching.

Insulating material such as SiN_x / SiO_x , intrinsic amorphous silicon and heavily- doped n-type amorphous silicon are successively deposited over the gate layers 2 and the storage electrode layers 12 by using a plasma- assisted chemical vapor deposition. The insulating material forms the gate insulating layer 3, and the intrinsic amorphous silicon and the heavily- doped n-type amorphous silicon form an intrinsic amorphous silicon layer formed over the gate insulating layer 3 and a heavily- doped n-type amorphous silicon layer laminated on the intrinsic amorphous silicon layer, respectively. The heavily- doped n-type amorphous silicon layer and the intrinsic amorphous silicon layer are patterned into heavily- doped n-type amorphous silicon layers and the intrinsic amorphous silicon layers thereunder.

Subsequently, the gate insulating layer 3 is selectively etched away for connection between the source/ drain layers 7/ 8 and peripheral terminals (not shown). In this step, the bent contact slits 13 and the contact slits 6 are formed in the gate insulating layer 3. The bent contact slit 13 extends from between the gate layers 2 and the area assigned to the drain layer 8 through between the storage electrode layer 12 and the area assigned to the drain layer 8. The contact slit 6 is formed between the area assigned to the transparent pixel electrode 9 and the area assigned to the drain layer 8. While a kind of etchant is selectively removing the gate insulating layer 3, pieces of residual amorphous silicon are split into plural pairs of pieces of residual amorphous silicon, and the source layers 7 are disconnected from the drain layers 8.

peripheral terminals (not shown). In this step, the bent contact slits 13 and the contact slits 6 are formed in the gate insulating layer 3.

The bent contact slit 13 is broken down into four sections. The first section is formed between the gate layer 2 and the region assigned to a part of the drain layer 8 in parallel to the gate layer 2. The second section is formed between the region assigned to the transparent pixel electrode 9 and a lateral line of the region assigned to the drain layer 8. The third and fourth sections are formed in regions between the transparent pixel electrode and longitudinal lines of the drain layers 8. The third and fourth sections are located between the storage electrode layer 12 and the next row of pixel electrodes. The contact slit 6 is formed between the area assigned to the transparent pixel electrode 9 and the area assigned to the drain layer 8.

Subsequently, chromium, molybdenum- tantalum or aluminum/ tantalum is deposited over the entire surface of the resultant structure so as to form a single or multiple conductive layers. The single/ multiple conductive layers are patterned into the source layers 7 and the drain layers 8 by using the photolithography and the etching.

Subsequently, conductive transparent material such as ITO is deposited over the entire surface of the resultant structure, and the conductive transparent layer is patterned into the transparent pixel electrodes 9. After the patterning, the heavily- doped n-type amorphous silicon layers and the intrinsic amorphous silicon layers are selectively etched away by using a dry etching,

and channel regions of the intrinsic amorphous silicon layers are exposed to the gaps between the source layers 7 and the drain layers 8.

Finally, dielectric material is deposited over the entire surface of the resultant structure, and forms the protective dielectric layer 10.

As will be understood, the bent contact slits 13 are effective against the short- circuit between the source layers 7 and the drain layers 8 and between the gate layers 2 and the storage electrode layers 12. A piece of residual amorphous silicon is liable to be left during the patterning step for the heavily- doped n-type amorphous silicon layers, and a piece of residual metal is left during the patterning step for the gate/ storage electrode layers 2/ 12. Even so, while the bent contact slits 13 are being formed in the gate insulating layer 3, the piece of residual amorphous silicon is split into pieces, and the piece of residual metal is exposed to the bent contact slit 13. The piece of residual metal is also broken during the patterning step for the source/ drain layers 7/ 8. Thus, the bent contact slits 13 are effective against the short- circuit.

The bent contact slit 13 is formed by connecting a slit associated with a row of pixels to a slit associated with the next row of pixels. There remains only a little area where the bent contact slit 13 can not prevent the source/ drain layers 7/ 8 from the short- circuit.

The bent contact slits 13 only require a new photo mask replaced with the photo- mask used in the prior art fabrication process. Any additional step is not required. For this reason, the production cost is not increased.

Although particular embodiments of the present invention have been shown and described, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the present invention. Even if the gate layers, the storage electrode layers, the drain layers and the source layers are located differently from the above-described embodiments, the manufacturer changes the root of the bend contact slit.

WHAT IS CLAIMED IS:

1. A liquid crystal display comprising

a substrate, and

an array of pixels arranged in a delta pattern on said substrate and including

a thin film transistor array having

a gate pattern having plural gate layers formed on a major surface of the substrate, a gate insulating layer covering said gate pattern and a remaining area of said major surface, amorphous silicon layers formed on said gate insulating layers over said gate layers for providing conductive channels, a source pattern having plural source layers formed on said gate insulating layer and held in contact with the associated amorphous silicon layers, respectively, and a drain pattern having plural drain layers formed on said gate insulating layer, held in contact with said associated amorphous silicon layers, respectively, and spaced from the associated source layers and from the source layers of adjacent thin film transistors of said thin film transistor array by first regions of said gate insulating layer, respectively,

plural transparent pixel electrodes formed on said gate insulating layer and connected to said source layers, respectively, and

storage electrode layers formed on said major surface and spaced from said gate layers by second regions of said gate insulating layer,

contact slits being formed in said gate insulating layer and selectively extending through said first regions and said second regions so as to expose parts of said major surface under said second regions thereto.

2. The liquid crystal display as set forth in claim 1, in which said plural drain layers have respective portions extending in parallel to portions of said source layers of said adjacent thin film transistors and liable to be short circuited with said portions of said drain layers due to pieces of residual amorphous silicon.
3. The liquid crystal display as set forth in claim 2, in which said gate insulating layer is formed of an insulating material to be etched together with said amorphous silicon.
4. The liquid crystal display as set forth in claim 3, in which said insulating material is formed of SiN_x and SiO_x .
5. The liquid crystal display as set forth in claim 1, in which said gate layers have respective portions extending in parallel to portions of said plural storage electrode layers and liable to be short circuited due to pieces of residual conductive material.
6. The liquid crystal display as set forth in claim 5, in which said plural source layers and said plural drain layers are formed of a conductive material to be etched together with said pieces of residual conductive material.
7. The liquid crystal display as set forth in claim 6, in which said conductive material is selected from the group of chromium, molybdenum- tantalum and

a combination of aluminum and tantalum, and said pieces of residual conductive material is chromium.

8. The liquid crystal display as set forth in claim 1, in which said plural gate layers are partially in parallel to said plural drain layers, and said plural drain layers are partially in parallel to said plural storage electrode layers.

9. The liquid crystal display as set forth in claim 8, in which one of said contact slits extends through a part of said gate insulating layer between one of said gate layers and adjacent one of said plural drain layers, another part of said gate insulating layer between said adjacent one of said plural drain layers and adjacent one of said plural storage electrode layers and yet another part of said gate insulating layer between one end portion of said part of said gate insulating layer and one end portion of said another part of said gate insulating layer opposed to said one end portion of said part.

10. A process for fabricating a liquid crystal display, comprising the steps of:

- a) preparing a substrate having a major surface;
- b) patterning a first conductive material layer into plural gate layers and plural storage electrode layers on said major surface;
- c) covering said plural gate layers and said plural storage electrode layers with a gate insulating layer;
- d) patterning an amorphous silicon layer into plural amorphous silicon layers on said gate insulating layer;

e) selectively etching said gate insulating layer together with a piece of residual amorphous silicon connected between two of said plural amorphous silicon layers, if any, for forming contact slits in said gate insulating layer, a piece of conductive material between one of said plural gate layers and an adjacent storage electrode layer being exposed to one of said contact slits, if any;

f) patterning a second conductive material layer into plural drain layers and plural source layers, said piece of conductive material being split during the patterning of said second conductive material layer;

g) patterning a transparent material layer into pixel electrodes respectively held in contact with said plural source layers; and

h) completing said liquid crystal display.

11. The process as set forth in claim 10, in which one of said contact slits extends through a part of said gate insulating layer between one of said gate layers and adjacent one of said plural drain layers, another part of said gate insulating layer between said adjacent one of said plural drain layers and adjacent one of said plural storage electrode layers and yet another part of said gate insulating layer between one end portion of said part of said gate insulating layer and one end portion of said another part of said gate insulating layer opposed to said one end portion of said part.

| Parameter | Value | Unit |
|--|-------|-------------------|
| Temperature | 25.0 | °C |
| Pressure | 1.0 | atm |
| Flow rate | 1.0 | L/min |
| Sample concentration | 0.1 | g/L |
| Sample volume | 1.0 | L |
| Sample weight | 0.1 | g |
| Sample size | 0.1 | mm |
| Sample shape | 0.1 | mm |
| Sample color | 0.1 | mm |
| Sample texture | 0.1 | mm |
| Sample density | 0.1 | g/cm ³ |
| Sample viscosity | 0.1 | Pa·s |
| Sample conductivity | 0.1 | S/cm |
| Sample refractive index | 0.1 | refractive index |
| Sample absorbance | 0.1 | absorbance |
| Sample fluorescence | 0.1 | fluorescence |
| Sample phosphorescence | 0.1 | phosphorescence |
| Sample luminescence | 0.1 | luminescence |
| Sample radioactivity | 0.1 | Bq |
| Sample magnetism | 0.1 | T |
| Sample electric field | 0.1 | V/m |
| Sample magnetic field | 0.1 | T |
| Sample electric field strength | 0.1 | V/m |
| Sample magnetic field strength | 0.1 | T |
| Sample electric field intensity | 0.1 | V/m |
| Sample magnetic field intensity | 0.1 | T |
| Sample electric field magnitude | 0.1 | V/m |
| Sample magnetic field magnitude | 0.1 | T |
| Sample electric field direction | 0.1 | direction |
| Sample magnetic field direction | 0.1 | direction |
| Sample electric field vector | 0.1 | vector |
| Sample magnetic field vector | 0.1 | vector |
| Sample electric field component | 0.1 | component |
| Sample magnetic field component | 0.1 | component |
| Sample electric field flux | 0.1 | Wb |
| Sample magnetic field flux | 0.1 | Wb |
| Sample electric field potential | 0.1 | V |
| Sample magnetic field potential | 0.1 | V |
| Sample electric field energy | 0.1 | J |
| Sample magnetic field energy | 0.1 | J |
| Sample electric field power | 0.1 | W |
| Sample magnetic field power | 0.1 | W |
| Sample electric field force | 0.1 | N |
| Sample magnetic field force | 0.1 | N |
| Sample electric field torque | 0.1 | N·m |
| Sample magnetic field torque | 0.1 | N·m |
| Sample electric field moment | 0.1 | C·m |
| Sample magnetic field moment | 0.1 | C·m |
| Sample electric field dipole | 0.1 | C·m |
| Sample magnetic field dipole | 0.1 | C·m |
| Sample electric field quadrupole | 0.1 | C·m ² |
| Sample magnetic field quadrupole | 0.1 | C·m ² |
| Sample electric field octupole | 0.1 | C·m ³ |
| Sample magnetic field octupole | 0.1 | C·m ³ |
| Sample electric field hexapole | 0.1 | C·m ⁴ |
| Sample magnetic field hexapole | 0.1 | C·m ⁴ |
| Sample electric field heptapole | 0.1 | C·m ⁵ |
| Sample magnetic field heptapole | 0.1 | C·m ⁵ |
| Sample electric field nonapole | 0.1 | C·m ⁶ |
| Sample magnetic field nonapole | 0.1 | C·m ⁶ |
| Sample electric field decapole | 0.1 | C·m ⁷ |
| Sample magnetic field decapole | 0.1 | C·m ⁷ |
| Sample electric field undecapole | 0.1 | C·m ⁸ |
| Sample magnetic field undecapole | 0.1 | C·m ⁸ |
| Sample electric field duodecapole | 0.1 | C·m ⁹ |
| Sample magnetic field duodecapole | 0.1 | C·m ⁹ |
| Sample electric field tridecapole | 0.1 | C·m ¹⁰ |
| Sample magnetic field tridecapole | 0.1 | C·m ¹⁰ |
| Sample electric field tetradecapole | 0.1 | C·m ¹¹ |
| Sample magnetic field tetradecapole | 0.1 | C·m ¹¹ |
| Sample electric field pentadecapole | 0.1 | C·m ¹² |
| Sample magnetic field pentadecapole | 0.1 | C·m ¹² |
| Sample electric field hexadecapole | 0.1 | C·m ¹³ |
| Sample magnetic field hexadecapole | 0.1 | C·m ¹³ |
| Sample electric field heptadecapole | 0.1 | C·m ¹⁴ |
| Sample magnetic field heptadecapole | 0.1 | C·m ¹⁴ |
| Sample electric field octadecapole | 0.1 | C·m ¹⁵ |
| Sample magnetic field octadecapole | 0.1 | C·m ¹⁵ |
| Sample electric field enneadecapole | 0.1 | C·m ¹⁶ |
| Sample magnetic field enneadecapole | 0.1 | C·m ¹⁶ |
| Sample electric field viginticapole | 0.1 | C·m ¹⁷ |
| Sample magnetic field viginticapole | 0.1 | C·m ¹⁷ |
| Sample electric field unviginticapole | 0.1 | C·m ¹⁸ |
| Sample magnetic field unviginticapole | 0.1 | C·m ¹⁸ |
| Sample electric field biviginticapole | 0.1 | C·m ¹⁹ |
| Sample magnetic field biviginticapole | 0.1 | C·m ¹⁹ |
| Sample electric field triviginticapole | 0.1 | C·m ²⁰ |
| Sample magnetic field triviginticapole | 0.1 | C·m ²⁰ |
| Sample electric field quadriginticapole | 0.1 | C·m ²¹ |
| Sample magnetic field quadriginticapole | 0.1 | C·m ²¹ |
| Sample electric field quinquaginticapole | 0.1 | C·m ²² |
| Sample magnetic field quinquaginticapole | 0.1 | C·m ²² |
| Sample electric field sexaginticapole | 0.1 | C·m ²³ |
| Sample magnetic field sexaginticapole | 0.1 | C·m ²³ |
| Sample electric field septuaginticapole | 0.1 | C·m ²⁴ |
| Sample magnetic field septuaginticapole | 0.1 | C·m ²⁴ |
| Sample electric field octoginticapole | 0.1 | C·m ²⁵ |
| Sample magnetic field octoginticapole | 0.1 | C·m ²⁵ |
| Sample electric field nonaginticapole | 0.1 | C·m ²⁶ |
| Sample magnetic field nonaginticapole | 0.1 | C·m ²⁶ |
| Sample electric field triginticapole | 0.1 | C·m ²⁷ |
| Sample magnetic field triginticapole | 0.1 | C·m ²⁷ |
| Sample electric field tetraginticapole | 0.1 | C·m ²⁸ |
| Sample magnetic field tetraginticapole | 0.1 | C·m ²⁸ |
| Sample electric field quinquaginticapole | 0.1</ | |

007050 0563560




Fig. 1
PRIOR ART




Fig. 2
PRIOR ART




Fig. 3
PRIOR ART




Fig. 4
PRIOR ART




Fig. 5
PRIOR ART

Fig. 6
PRIOR ART




Fig. 7
PRIOR ART




Fig. 8
PRIOR ART




Fig. 9
PRIOR ART




Fig. 10
PRIOR ART




Fig. 11
PRIOR ART




Fig. 12
PRIOR ART




Fig. 13
PRIOR ART




Fig. 14
PRIOR ART




Fig. 16




Fig. 17




Fig. 19

001090" 02543360




Fig. 20




Fig. 22




Fig. 23

[illegible]

My residence, post office address and citizenship are as stated below next to my name.

LIQUID CRYSTAL DISPLAY WITH THIN FILM TRANSISTOR ARRAY FREE FROM

SHORT-CIRCUIT AND PROCESS FOR FABRICATION THEREOF
the specification of which is attached hereto unless the following box is checked:

☐ was filed on _____ as United States Application Number or PCT International Application Number _____ and was amended on _____ (if applicable).

I acknowledge the duty to disclose information which is known by me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, § 119(a)-(d) or § 365(b) of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT International application having a filing date before that of the application on which priority is claimed:

| NUMBER | COUNTRY | DAY/MONTH/YEAR FILED | PRIORITY CLAIMED |
|----------------|---------|----------------------|------------------|
| 11-154826 Pat. | JAPAN | 2, 6, 1999 | Yes |
| | | | |
| | | | |
| | | | |
| | | | |

[illegible]


I hereby claim the benefit under Title 35, United States Code, § 120 of any United States application(s), or § 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of Title 35, United States Code, § 112, I acknowledge the duty to disclose information which is known by me to be material to patentability as defined in Title 37, Code of Federal Regulations § 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

| APPLICATION SERIAL NO. | FILING DATE | STATUS: PATENTED, PENDING, ABANDONED |
|------------------------|-------------|---|
| | | |
| | | |
| | | |
| | | |
| | | |

I hereby appoint as my attorneys, with full powers of substitution and revocation, to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Stephen A. Bent, Reg. No. 29,768; David A. Blumenthal, Reg. No. 26,257; John J. Feldhaus, Reg. No. 28,822; Donald D. Jeffery, Reg. No. 19,980; Eugene M. Lee, Reg. No. 32,039; Peter G. Mack, Reg. No. 26,001; Brian J. McNamara, Reg. No. 32,789; Sybil Meloy, Reg. No. 22,749; George E. Quillin, Reg. No. 32,792; Colin G. Sandercock, Reg. No. 31,298; Bernhard D. Saxe, Reg. No. 28,665; Charles F. Schill, Reg. No. 27,590; Richard L. Schwaab, Reg. No. 25,479; Arthur Schwartz, Reg. No. 22,115; Harold C. Wegner, Reg. No. 25,258.

Address all correspondence to FOLEY & LARDNER, Washington Harbour, 3000 K Street, N.W., Suite 500, P.O. Box 25696, Washington, D.C. 20007-8696. Address telephone communications to David A. Blumenthal at (202) 672-5300.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

| | | |
|--|---|--------------------------|
| Full Name of First or Sole Inventor NAOYUKI TAGUCHI | Signature of First or Sole Inventor <i>Naoyuki Taguchi</i>  | Date 16,5,2000 |
| Residence Address Tokyo, Japan | Country of Citizenship Japan | |
| Post Office Address c/o NEC Corporation, 7-1, Shiba 5-chome, Minato-ku, Tokyo, Japan | | |

| | | |
|------------------------------|------------------------------|------|
| Full Name of Second Inventor | Signature of Second Inventor | Date |
| Residence Address | Country of Citizenship | |
| Post Office Address | | |

| | | |
|-----------------------------|-----------------------------|------|
| Full Name of Third Inventor | Signature of Third Inventor | Date |
| Residence Address | Country of Citizenship | |
| Post Office Address | | |

| | | |
|------------------------------|------------------------------|------|
| Full Name of Fourth Inventor | Signature of Fourth Inventor | Date |
| Residence Address | Country of Citizenship | |
| Post Office Address | | |

| | | |
|-----------------------------|-----------------------------|------|
| Full Name of Fifth Inventor | Signature of Fifth Inventor | Date |
| Residence Address | Country of Citizenship | |
| Post Office Address | | |

001099" 00000000